Sciweavers

471 search results - page 10 / 95
» A Parallel Hardware Architecture for Image Feature Detection
Sort
View
MSS
2003
IEEE
113views Hardware» more  MSS 2003»
14 years 1 months ago
Design and Implementation of Multiple Addresses Parallel Transmission Architecture for Storage Area Network
In this paper, we present a parallel transmission architecture for SAN. By using two schedulers on the destination and source addresses of packets, the load of multiple data flows...
Bin Meng, Patrick B. T. Khoo, T. C. Chong
ARC
2009
Springer
140views Hardware» more  ARC 2009»
14 years 3 months ago
FPGA-Based Anomalous Trajectory Detection Using SOFM
A system for automatically classifying the trajectory of a moving object in a scene as usual or suspicious is presented. The system uses an unsupervised neural network (Self Organi...
Kofi Appiah, Andrew Hunter, Tino Kluge, Philip Aik...
CVIU
2010
267views more  CVIU 2010»
13 years 6 months ago
Accelerated hardware video object segmentation: From foreground detection to connected components labelling
This paper demonstrates the use of a single-chip FPGA for the segmentation of moving objects in a video sequence. The system maintains highly accurate background models, and integ...
Kofi Appiah, Andrew Hunter, Patrick Dickinson, Hon...
IPPS
2007
IEEE
14 years 2 months ago
Distributed IDS using Reconfigurable Hardware
With the rapid growth of computer networks and network infrastructures and increased dependency on the internet to carry out day-to-day activities, it is imperative that the compo...
Ashok Kumar Tummala, Parimal Patel
ICDAR
2003
IEEE
14 years 1 months ago
Proper Names Extraction from Fax Images Combining Textual and Image Features
In the frame of a Unified Messaging System, a crucial task of the system is to provide the user with key information on every message received, like keywords reflecting the object...
Laurence Likforman-Sulem, Pascal Vaillant, Fran&cc...