Sciweavers

168 search results - page 15 / 34
» A Parameterized Architecture Model in High Level Synthesis f...
Sort
View
JCS
1998
117views more  JCS 1998»
13 years 7 months ago
A Semantic-Based Transaction Processing Model for Multilevel Transactions
Multilevel transactions have been proposed for multilevel secure databases; in contrast to most proposals, such transactions allow users to read and write across multiple security...
Indrakshi Ray, Paul Ammann, Sushil Jajodia
RT
2001
Springer
14 years 1 days ago
Real-Time High Dynamic Range Texture Mapping
This paper presents a technique for representing and displaying high dynamic-range texture maps (HDRTMs) using current graphics hardware. Dynamic range in real-world environments o...
Jonathan Cohen, Chris Tchou, Tim Hawkins, Paul E. ...
CF
2007
ACM
13 years 11 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
GLVLSI
2007
IEEE
151views VLSI» more  GLVLSI 2007»
13 years 11 months ago
Hand-in-hand verification of high-level synthesis
This paper describes a formal verification methodology of highnthesis (HLS) process. The abstraction level of the input to HLS is so high compared to that of the output that the v...
Chandan Karfa, Dipankar Sarkar, Chittaranjan A. Ma...
ICIP
2010
IEEE
13 years 5 months ago
Fast and robust active contours for image segmentation
Active models are widely used in applications like image segmentation and tracking. Region-based active models are known for robustness to weak edges and high computational comple...
Wei Yu, Franz Franchetti, Yao-Jen Chang, Tsuhan Ch...