543 search results - page 74 / 109 » A Randomized Parallel Sorting Algorithm with an Experimental... |
134
click to vote
IPPS
2002
IEEE
15 years 7 months ago
2002
IEEE
In the sub-micron technology era, wire delays are becoming much more important than gate delays, making it particularly attractive to go for clustered designs. A common form of cl...
105
click to vote
IJHPCA
2006
15 years 2 months ago
2006
Today, large scale parallel systems are available at relatively low cost. Many powerful such systems have been installed all over the world and the number of users is always incre...
130
Voted
IPPS
2008
IEEE
15 years 8 months ago
2008
IEEE
The Sony-Toshiba-IBM Cell Broadband Engine is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD coprocessing units (SPEs) ...
106
click to vote
SPAA
2010
ACM
15 years 7 months ago
2010
ACM
In this paper we study a dynamic version of capacity maximization in the physical model of wireless communication. In our model, requests for connections between pairs of points i...
123
Voted
ICASSP
2008
IEEE
15 years 8 months ago
2008
IEEE
Multiple memory banks design is employed in many high performance DSP processors. This architectural feature supports higher memory bandwidth by allowing multiple data memory acce...