Sciweavers

154 search results - page 15 / 31
» A Real-Time Scheduling Algorithm with Buffer Optimization fo...
Sort
View
ISLPED
2007
ACM
123views Hardware» more  ISLPED 2007»
13 years 10 months ago
Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules
We address power minimization of earliest deadline first and ratemonotonic schedules by voltage and frequency scaling. We prove that the problems are NP-hard, and present (1+ ) f...
Sushu Zhang, Karam S. Chatha, Goran Konjevod
RTAS
2008
IEEE
14 years 3 months ago
Optimizing the Implementation of Communication in Synchronous Reactive Models
A fundamental asset of a model-based development process is the capability of providing an automatic implementation of the model that preserves its semantics and, at the same time...
Marco Di Natale, Guoqiang Wang, Alberto L. Sangiov...
DSD
2006
IEEE
116views Hardware» more  DSD 2006»
14 years 3 months ago
Mapping of Fault-Tolerant Applications with Transparency on Distributed Embedded Systems*
In this paper we present an approach for the mapping optimization of fault-tolerant embedded systems for safetycritical applications. Processes and messages are statically schedul...
Viacheslav Izosimov, Paul Pop, Petru Eles, Zebo Pe...
CODES
2011
IEEE
12 years 8 months ago
Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems
Reliability is a major requirement for most safety-related systems. To meet this requirement, fault-tolerant techniques such as hardware replication and software re-execution are ...
Jia Huang, Jan Olaf Blech, Andreas Raabe, Christia...
ASPDAC
2000
ACM
92views Hardware» more  ASPDAC 2000»
14 years 1 months ago
Co-synthesis with custom ASICs
- This paper introduces the first hardwarekoftware co-synthesis algorithm that optimizes the implementations of ASICs that are used as processing elements for the embedded systems....
Yuan Xie, Wayne Wolf