Sciweavers

1234 search results - page 156 / 247
» A Scheduling and Pipelining Algorithm for Hardware Software ...
Sort
View
LCPC
2004
Springer
14 years 1 months ago
HiLO: High Level Optimization of FFTs
As computing platforms become more and more complex, the task of optimizing performance critical codes becomes more challenging. Recently, more attention has been focused on automa...
Nick Rizzolo, David A. Padua
FMCAD
2000
Springer
13 years 11 months ago
Model Checking Synchronous Timing Diagrams
Abstract. Model checking is an automated approach to the formal verification of hardware and software. To allow model checking tools to be used by the hardware or software designer...
Nina Amla, E. Allen Emerson, Robert P. Kurshan, Ke...
ISVLSI
2003
IEEE
118views VLSI» more  ISVLSI 2003»
14 years 1 months ago
Reconfigurable Fast Memory Management System Design for Application Specific Processors
This paper presents the design and implementation of the new Active Memory Manager Unit (AMMU) designed to be embedded into System-on-Chip CPUs. The unit is implemented using VHDL...
S. Kagan Agun, J. Morris Chang
EUROMICRO
2003
IEEE
14 years 1 months ago
Extreme Programming: First Results from a Controlled Case Study
Extreme programming (XP) is the most well known agile software development method. Many experience reports have been published in recent years. Successful XP adoptions have howeve...
Pekka Abrahamsson
ACMMSP
2004
ACM
125views Hardware» more  ACMMSP 2004»
14 years 1 months ago
Improving trace cache hit rates using the sliding window fill mechanism and fill select table
As superscalar processors become increasingly wide, it is inevitable that the large set of instructions to be fetched every cycle will span multiple noncontiguous basic blocks. Th...
Muhammad Shaaban, Edward Mulrane