Sciweavers

1234 search results - page 94 / 247
» A Scheduling and Pipelining Algorithm for Hardware Software ...
Sort
View
TPDS
2010
260views more  TPDS 2010»
13 years 6 months ago
Real-Time Modeling of Wheel-Rail Contact Laws with System-On-Chip
—This paper presents the development and implementation of a multiprocessor system-on-chip solution for fast and real time simulations of complex and nonlinear wheel-rail contact...
Yongji Zhou, T. X. Mei, Steven Freear
ISCA
2012
IEEE
234views Hardware» more  ISCA 2012»
11 years 10 months ago
PARDIS: A programmable memory controller for the DDRx interfacing standards
Modern memory controllers employ sophisticated address mapping, command scheduling, and power management optimizations to alleviate the adverse effects of DRAM timing and resource...
Mahdi Nazm Bojnordi, Engin Ipek
GECCO
2005
Springer
136views Optimization» more  GECCO 2005»
14 years 1 months ago
Stress testing real-time systems with genetic algorithms
Reactive real-time systems have to react to external events within time constraints: Triggered tasks must execute within deadlines. The goal of this article is to automate, based ...
Lionel C. Briand, Yvan Labiche, Marwa Shousha
ANCS
2010
ACM
13 years 5 months ago
An architecture for software defined cognitive radio
As we move forward towards the next generation of wireless protocols, the push for a better radio physical layer is ever increasing. Conventional radio architectures are limited t...
Aveek Dutta, Dola Saha, Dirk Grunwald, Douglas C. ...
HIPEAC
2009
Springer
13 years 12 months ago
Deriving Efficient Data Movement from Decoupled Access/Execute Specifications
Abstract. On multi-core architectures with software-managed memories, effectively orchestrating data movement is essential to performance, but is tedious and error-prone. In this p...
Lee W. Howes, Anton Lokhmotov, Alastair F. Donalds...