Sciweavers

11 search results - page 3 / 3
» A Sequent Calculus and a Theorem Prover for Standard Conditi...
Sort
View
SAC
2010
ACM
13 years 4 months ago
A machine-checked soundness proof for an efficient verification condition generator
Verification conditions (VCs) are logical formulae whose validity implies the correctness of a program with respect to a specification. The technique of checking software properti...
Frédéric Vogels, Bart Jacobs 0002, F...