Sciweavers

819 search results - page 9 / 164
» A Technique for Combined Virtual Prototyping and Hardware De...
Sort
View
FPT
2005
IEEE
198views Hardware» more  FPT 2005»
14 years 18 days ago
From TLM to FPGA: Rapid Prototyping with SystemC and Transaction Level Modeling
We describe a communication-centric design methodology with SystemC that allows for efficient FPGA prototype generation of transaction level models (TLM). Using a framework compr...
Wolfgang Klingauf, Robert Günzel
CHI
2009
ACM
14 years 7 months ago
PenLight: combining a mobile projector and a digital pen for dynamic visual overlay
Digital pen systems, originally designed to digitize annotations made on physical paper, are evolving to permit a wider variety of applications. Although the type and quality of p...
Hyunyoung Song, Tovi Grossman, George W. Fitzmauri...
DSN
2002
IEEE
13 years 12 months ago
Detecting Processor Hardware Faults by Means of Automatically Generated Virtual Duplex Systems
A virtual duplex system (VDS) can be used to increase safety without the use of structural redundancy on a single machine. If a deterministic program P is calculating a given func...
Markus Jochim
FCCM
2000
IEEE
122views VLSI» more  FCCM 2000»
13 years 11 months ago
Evaluating Hardware Compilation Techniques
Hardware compilation techniques which use highlevel programming languages to describe and synthesize hardware are gaining popularity. They are especially useful for reconfigurable...
Markus Weinhardt, Wayne Luk
ISSS
1996
IEEE
103views Hardware» more  ISSS 1996»
13 years 11 months ago
Instruction Set Design and Optimizations for Address Computation in DSP Architectures
In this paper we investigate the problem of code generation for address computation for DSP processors. This work is divided into four parts. First, we propose a branch instructio...
Guido Araujo, Ashok Sudarsanam, Sharad Malik