264 search results - page 19 / 53 » A Time Predictable Instruction Cache for a Java Processor |
130
click to vote
ICPP
2002
IEEE
15 years 7 months ago
2002
IEEE
A software cache implements instruction and data caching entirely in software. Dynamic binary rewriting offers a means to specialize the software cache miss checks at cache miss t...
110
click to vote
MICRO
1998
IEEE
15 years 6 months ago
1998
IEEE
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...
102
click to vote
SIES
2008
IEEE
15 years 8 months ago
2008
IEEE
—Chip multiprocessing design is an emerging trend for embedded systems. In this paper, we introduce a Java multiprocessor system-on-chip called JopCMP. It is a symmetric shared-m...
111
click to vote
RTAS
1997
IEEE
15 years 6 months ago
1997
IEEE
3rd IEEE Real-time Technology and Applications Symposium (RTAS), June 1997 in Montreal, Canada Cache-partitioning techniques have been invented to make modern processors with an e...
123
click to vote
HIPEAC
2007
Springer
15 years 8 months ago
2007
Springer
Caches are designed to provide the best tradeoff between access speed and capacity for a set of target applications. Unfortunately, different applications, and even different phas...