1077 search results - page 40 / 216 » A Virtual Assembly Design Environment |
127
click to vote
SBCCI
2003
ACM
15 years 9 months ago
2003
ACM
IP reuse is essential in embedded SoC design. IP components may be described in different modeling languages and present heterogeneous interfaces. The Tangram environment supports...
109
click to vote
IFIP
1999
Springer
15 years 8 months ago
1999
Springer
: The field of Virtual Environments (VEs) is rapidly evolving into a new means of communication and accessing information, likely to overcome many existent technologies. However, b...
136
click to vote
AVI
2004
15 years 5 months ago
2004
Although some guidelines (e.g., based on architectural principles) have been proposed for designing Virtual Environments (VEs), several usability problems can be identified only b...
123
click to vote
EUROPAR
2003
Springer
15 years 9 months ago
2003
Springer
Abstract. Distributed Virtual Environment systems have experienced a spectacular growth last years. One of the key issues in the design of scalable and costeffective DVE systems is...
158
click to vote
VRML
2004
ACM
15 years 9 months ago
2004
ACM
Increasingly, biology researchers and medical practitioners are using computational tools to model and analyze dynamic systems across scales from the macro to the cellular to the ...