Sciweavers

802 search results - page 91 / 161
» A comparative study of power efficient SRAM designs
Sort
View
GLVLSI
2005
IEEE
67views VLSI» more  GLVLSI 2005»
14 years 1 months ago
Energy recovery clocked dynamic logic
Energy recovery clocking results in significant energy savings in clock distribution networks as compared to conventional squarewave clocking. However, since energy recovery clock...
Matthew Cooke, Hamid Mahmoodi-Meimand, Qikai Chen,...
JSAC
2011
176views more  JSAC 2011»
13 years 2 months ago
Cross-Layer Routing Using Cooperative Transmission in Vehicular Ad-hoc Networks
Wireless vehicular ad hoc networks are characterized by multi-hop transmission, where a key problem is the design of routing, e.g., how to efficiently direct the information flo...
Zhiguo Ding, Kin K. Leung
CODES
2006
IEEE
14 years 1 months ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
TWC
2008
120views more  TWC 2008»
13 years 7 months ago
Cooperation Enforcement and Learning for Optimizing Packet Forwarding in Autonomous Wireless Networks
In wireless ad hoc networks, autonomous nodes are reluctant to forward others' packets because of the nodes' limited energy. However, such selfishness and noncooperation ...
Charles Pandana, Zhu Han, K. J. Ray Liu
ICCCN
2007
IEEE
14 years 2 months ago
Design Techniques for Streamlined Integration and Fault Tolerance in a Distributed Sensor System for Line-crossing Recognition
Abstract — Distributed sensor system applications (e.g., wireless sensor networks) have been studied extensively in recent years. Such applications involve resource-limited embed...
Chung-Ching Shen, Roni Kupershtok, Shuvra S. Bhatt...