Sciweavers

1184 search results - page 71 / 237
» A computational architecture for heterogeneous reasoning
Sort
View
DATE
2000
IEEE
132views Hardware» more  DATE 2000»
14 years 1 months ago
A Generic Architecture for On-Chip Packet-Switched Interconnections
This paper presents an architectural study of a scalable system-level interconnection template. We explain why the shared bus, which is today's dominant template, will not me...
Pierre Guerrier, Alain Greiner
CDES
2006
136views Hardware» more  CDES 2006»
13 years 10 months ago
Using Task Recomputation During Application Mapping in Parallel Embedded Architectures
- Many memory-sensitive embedded applications can tolerate small performance degradations if doing so can reduce the memory space requirements significantly. This paper explores th...
Suleyman Tosun, Mahmut T. Kandemir, Hakduran Koc
IFIP
2004
Springer
14 years 2 months ago
Ad Hoc Routing with Early Unidirectionality Detection and Avoidance
This paper is motivated by the observation that current research in ad hoc networks mostly assumes a physically flat network architecture with the nodes having homogeneous charact...
Young-Bae Ko, Sung-Ju Lee, Jun-Beom Lee
GRID
2000
Springer
14 years 10 days ago
Architectural Models for Resource Management in the Grid
: The concept of coupling geographically distributed (high-end) resources for solving large-scale problems is becoming increasingly popular, forming what is popularly called grid c...
Rajkumar Buyya, Steve J. Chapin, David C. DiNucci
IPPS
2002
IEEE
14 years 1 months ago
Semi-User-Level Communication Architecture
This paper introduces semi-user-level communication architecture, a new high-performance light-weighted communication architecture for inter-node communication of clusters. Differ...
Dan Meng, Jie Ma, Jin He, Limin Xiao, Zhiwei Xu