Sciweavers

968 search results - page 88 / 194
» A faster implementation of APlace
Sort
View
EGH
2005
Springer
15 years 9 months ago
GPU-accelerated high-quality hidden surface removal
High-quality off-line rendering requires many features not natively supported by current commodity graphics hardware: wide smooth filters, high sampling rates, order-independent ...
Daniel Wexler, Larry Gritz, Eric Enderton, Jonatha...
EUC
2005
Springer
15 years 9 months ago
Realtime H.264 Encoding System Using Fast Motion Estimation and Mode Decision
Abstract. H.264 provides various useful features such as improved coding efficiency and error robustness. These features enable mobile device to adopt H.264/AVC standard to achieve...
Byeong-Doo Choi, Min-Cheol Hwang, Jun-Ki Cho, Jin-...
GLVLSI
2003
IEEE
310views VLSI» more  GLVLSI 2003»
15 years 9 months ago
54x54-bit radix-4 multiplier based on modified booth algorithm
In this paper, we describe a low power and high speed multiplier suitable for standard cell-based ASIC design methodologies. For the purpose, an optimized booth encoder, compact 2...
Ki-seon Cho, Jong-on Park, Jin-seok Hong, Goang-se...
130
Voted
ASAP
2004
IEEE
126views Hardware» more  ASAP 2004»
15 years 8 months ago
Hyper-Programmable Architectures for Adaptable Networked Systems
We explain how modern programmable logic devices have capabilities that are well suited for them to assume a central role in the implementation of networked systems, now and in th...
Gordon J. Brebner, Philip James-Roxby, Eric Keller...
FSE
2006
Springer
117views Cryptology» more  FSE 2006»
15 years 7 months ago
How Far Can We Go on the x64 Processors?
This paper studies the state-of-the-art software optimization methodology for symmetric cryptographic primitives on the new 64-bit x64 processors, AMD Athlon64 (AMD64) and Intel Pe...
Mitsuru Matsui