Sciweavers

496 search results - page 40 / 100
» A formal framework for synthesis and verification of logic p...
Sort
View
SIGSOFT
2003
ACM
14 years 8 months ago
Policy-enforced linking of untrusted components
d Abstract) Eunyoung Lee Andrew W. Appel Department of Computer Science Princeton University {elee,appel}@cs.princeton.edu Categories and Subject Descriptors D.2.4 [Software Engine...
Eunyoung Lee, Andrew W. Appel
MEMOCODE
2003
IEEE
14 years 28 days ago
Bridging CSP and C++ with Selective Formalism and Executable Specifications
CSP (Communicating Sequential Processes) is a useful algebraic notation for creating a hierarchical behavioural specification for concurrent systems, due to its formal interproces...
William B. Gardner
ICECCS
2007
IEEE
129views Hardware» more  ICECCS 2007»
13 years 11 months ago
Automated Verification of Shape, Size and Bag Properties
In recent years, separation logic has emerged as a contender for formal reasoning of heap-manipulating imperative programs. Recent works have focused on specialised provers that a...
Wei-Ngan Chin, Cristina David, Huu Hai Nguyen, She...
BCS
2008
13 years 9 months ago
Hardware Dependability in the Presence of Soft Errors
Using formal verification for designing hardware designs free from logic design bugs has been an active area of research since the last 15 years. Technology has matured and we hav...
Ashish Darbari, Bashir M. Al-Hashimi
WISE
2006
Springer
14 years 1 months ago
Pattern Based Property Specification and Verification for Service Composition
Service composition is becoming the dominant paradigm for developing Web service applications. It is important to ensure that a service composition complies with the requirements f...
Jian Yu, Tan Phan Manh, Jun Han, Yan Jin, Yanbo Ha...