Sciweavers

1013 search results - page 200 / 203
» A hardware implementation of realloc function
Sort
View
ANCS
2007
ACM
14 years 29 days ago
Ruler: high-speed packet matching and rewriting on NPUs
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...
Tomas Hruby, Kees van Reeuwijk, Herbert Bos
ARITH
2001
IEEE
14 years 19 days ago
Computer Arithmetic-A Processor Architect's Perspective
The Instruction Set Architecture (ISA) of a programmable processor is the native languageof the machine. It defines the set of operations and resourcesthat are optimized for that ...
Ruby B. Lee
ATAL
2008
Springer
13 years 11 months ago
Decentralised coordination of low-power embedded devices using the max-sum algorithm
This paper considers the problem of performing decentralised coordination of low-power embedded devices (as is required within many environmental sensing and surveillance applicat...
Alessandro Farinelli, Alex Rogers, Adrian Petcu, N...
CASES
2008
ACM
13 years 11 months ago
Active control and digital rights management of integrated circuit IP cores
We introduce the first approach that can actively control multiple hardware intellectual property (IP) cores used in an integrated circuit (IC). The IP rights owner(s) can remotel...
Yousra Alkabani, Farinaz Koushanfar
EUC
2008
Springer
13 years 10 months ago
A Lightweight Detection and Recovery Infrastructure of Kernel Objects for Embedded Systems
The kernel objects consist of critical kernel data structures and system call functions, which are the most important data for a system, should be protected as first-class candida...
Lei Sun, Tatsuo Nakajima