Sciweavers

252 search results - page 41 / 51
» A novel high throughput reconfigurable FPGA architecture
Sort
View
ICMCS
2006
IEEE
102views Multimedia» more  ICMCS 2006»
14 years 2 months ago
High Performance Fractional Motion Estimation and Mode Decision for H.264/AVC
We propose a high performance architecture for fractional motion estimation and Lagrange mode decision in H.264/AVC. Instead of time-consuming fractional-pixel interpolation and s...
Chao-Yang Kao, Huang-Chih Kuo, Youn-Long Lin
IPPS
2006
IEEE
14 years 2 months ago
Multi-clock pipelined design of an IEEE 802.11a physical layer transmitter
Among different wireless LAN technologies 802.11a has recently become popular due to its high throughput, large system capacity, and relatively long range. In this paper, we prop...
Maryam Mizani, Daler N. Rakhmatov
DAC
2001
ACM
14 years 9 months ago
Clustered VLIW Architectures with Predicated Switching
In order to meet the high throughput requirements of applications exhibiting high ILP, VLIW ASIPs may increasingly include large numbers of functional unitsFUs. Unfortunately, `sw...
Margarida F. Jacome, Gustavo de Veciana, Satish Pi...
ISCAS
2007
IEEE
141views Hardware» more  ISCAS 2007»
14 years 3 months ago
Towards a GBit/s Programmable Decoder for LDPC Convolutional Codes
Abstract— We analyze the decoding algorithm for regular timeinvariant LDPC convolutional codes as a 3D signal processing scheme and derive several parallelization concepts, which...
Emil Matús, Marcos B. S. Tavares, Marcel Bi...
ANCS
2007
ACM
14 years 22 days ago
Frame-aggregated concurrent matching switch
Network operators need high-capacity router architectures that can offer scalability, provide throughput and performance guarantees, and maintain packet ordering. However, previou...
Bill Lin, Isaac Keslassy