Sciweavers

339 search results - page 36 / 68
» A novel parallel deadlock detection algorithm and architectu...
Sort
View
SIGOPS
2011
215views Hardware» more  SIGOPS 2011»
14 years 11 months ago
Log-based architectures: using multicore to help software behave correctly
While application performance and power-efficiency are both important, application correctness is even more important. In other words, if the application is misbehaving, it is li...
Shimin Chen, Phillip B. Gibbons, Michael Kozuch, T...
FPL
2006
Springer
161views Hardware» more  FPL 2006»
15 years 8 months ago
Predictive Load Balancing for Interconnected FPGAs
A Field Programmable Gate Array (FPGA), when used as a platform for implementing special-purpose computing architectures, offers the potential for increased functional parallelism...
Jason D. Bakos, Charles L. Cathey, Allen Michalski
IWCMC
2006
ACM
15 years 10 months ago
Detecting spatial congestion in multihop wireless networks
While TCP is highly successful in the wire-line Internet, its performance fast degrades as the number of hops increases in multihop wireless networks. It is due to not only the ha...
Changhee Joo, Saewoong Bahk, Hyogon Kim
ISPASS
2005
IEEE
15 years 10 months ago
Fast, Accurate Microarchitecture Simulation Using Statistical Phase Detection
Simulation-based microarchitecture research is often hindered by the slow speed of simulators. In this work, we propose a novel statistical technique to identify highly representa...
Ram Srinivasan, Jeanine Cook, Shaun Cooper
CISIS
2008
IEEE
15 years 6 months ago
Multi-variant Program Execution: Using Multi-core Systems to Defuse Buffer-Overflow Vulnerabilities
While memory-safe and type-safe languages have been available for many years, the vast majority of software is still implemented in type-unsafe languages such as C/C++. Despite ma...
Babak Salamat, Andreas Gal, Todd Jackson, Karthike...