Sciweavers

339 search results - page 5 / 68
» A novel parallel deadlock detection algorithm and architectu...
Sort
View
ISCAS
2003
IEEE
144views Hardware» more  ISCAS 2003»
14 years 19 days ago
A flexible global readout architecture for an analogue SIMD vision chip
A new vision chip, SCAMP-2, has been developed in a 0.35µm CMOS technology. In this paper, the design of the chip is presented, with particular emphasis on its readout architectu...
Piotr Dudek
IPPS
2003
IEEE
14 years 19 days ago
A Novel Design Technology for Next Generation Ubiquitous Computing Architecture
Modern applications for mobile computing require high performance architectures. On the other hand, there are restrictions such as storage or power consumption. The use of reconï¬...
Carsten Nitsch, Camillo Lara, Udo Kebschull
JSAC
2006
172views more  JSAC 2006»
13 years 7 months ago
A Memory-Efficient Parallel String Matching Architecture for High-Speed Intrusion Detection
The ability to inspect both packet headers and payloads to identify attack signatures makes network intrusion detection system (NIDS) a promising approach to protect Internet syste...
Hongbin Lu, Kai Zheng, Bin Liu, Xin Zhang, Y. Liu
SPAA
2010
ACM
13 years 7 months ago
Buffer-space efficient and deadlock-free scheduling of stream applications on multi-core architectures
We present a scheduling algorithm of stream programs for multi-core architectures called team scheduling. Compared to previous multi-core stream scheduling algorithms, team schedu...
JongSoo Park, William J. Dally
IPPS
1998
IEEE
13 years 11 months ago
Replicated Shared Object Model for Edge Detection with Spiral Architecture
Edge detection in computer vision and image processing is a process which detects one kind of signi cant features appearing as discontinuities in intensities. A parallel edge detec...
Xiangjian He, Tom Hintz, Ury Szewcow