Sciweavers

134 search results - page 15 / 27
» A performance optimization method by gate sizing using stati...
Sort
View
VLSID
2007
IEEE
130views VLSI» more  VLSID 2007»
14 years 8 months ago
Impact of NBTI on FPGAs
Device scaling such as reduced oxide thickness and high electric field has given rise to various reliability concerns. One such growing issue of concern is the degradation of PMOS...
Krishnan Ramakrishnan, S. Suresh, Narayanan Vijayk...
GECCO
2009
Springer
14 years 2 months ago
On the performance effects of unbiased module encapsulation
A recent theoretical investigation of modular representations shows that certain modularizations can introduce a distance bias into a landscape. This was a static analysis, and em...
R. Paul Wiegand, Gautham Anil, Ivan I. Garibay, Oz...
IPPS
2008
IEEE
14 years 2 months ago
Modeling and predicting application performance on parallel computers using HPC challenge benchmarks
A method is presented for modeling application performance on parallel computers in terms of the performance of microkernels from the HPC Challenge benchmarks. Specifically, the a...
Wayne Pfeiffer, Nicholas J. Wright
ISBI
2007
IEEE
14 years 2 months ago
Automated Segmentation of the Right Heart Using an Optimized Shells and Spheres Algorithm
We have developed a novel framework for medical image analysis, known as Shells and Spheres. This framework utilizes spherical operators of variable radius centered at each image ...
Aaron Cois, Ken J. Rockot, John M. Galeotti, Rober...
RTSS
2003
IEEE
14 years 28 days ago
Data Caches in Multitasking Hard Real-Time Systems
Data caches are essential in modern processors, bridging the widening gap between main memory and processor speeds. However, they yield very complex performance models, which make...
Xavier Vera, Björn Lisper, Jingling Xue