Sciweavers

132 search results - page 6 / 27
» A statistical multiprocessor cache model
Sort
View
ISLPED
1997
ACM
130views Hardware» more  ISLPED 1997»
14 years 1 months ago
Analytical energy dissipation models for low-power caches
We present detailed analytical models for estimating the energy dissipation in conventional caches as well as low energy cache architectures. The analytical models use the run tim...
Milind B. Kamble, Kanad Ghose
HPCA
1999
IEEE
14 years 2 months ago
Using Lamport Clocks to Reason about Relaxed Memory Models
Cache coherence protocols of current shared-memory multiprocessors are difficult to verify. Our previous work proposed an extension of Lamport's logical clocks for showing th...
Anne Condon, Mark D. Hill, Manoj Plakal, Daniel J....
ISCA
2007
IEEE
126views Hardware» more  ISCA 2007»
14 years 4 months ago
Comparing memory systems for chip multiprocessors
There are two basic models for the on-chip memory in CMP systems: hardware-managed coherent caches and software-managed streaming memory. This paper performs a direct comparison o...
Jacob Leverich, Hideho Arakida, Alex Solomatnikov,...
PDPTA
2008
13 years 11 months ago
Predicting Web Cache Behavior using Stochastic State-Space Models
Web caches play an important role in improving the surfing experience of Web clients and reducing the network traffic seen by Web servers. Accurate analytical models of Web caches ...
Amitayu Das, Ritendra Datta, Bhuvan Urgaonkar, Ana...
CHARME
2001
Springer
162views Hardware» more  CHARME 2001»
14 years 1 months ago
Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking
We consider the formal verification of the cache coherence protocol of the Stanford FLASH multiprocessor for N processors. The proof uses the SMV proof assistant, a proof system ba...
Kenneth L. McMillan