Sciweavers

1427 search results - page 38 / 286
» Achieving High Performance with FPGA-Based Computing
Sort
View
NSDI
2010
13 years 10 months ago
Prophecy: Using History for High-Throughput Fault Tolerance
Byzantine fault-tolerant (BFT) replication has enjoyed a series of performance improvements, but remains costly due to its replicated work. We eliminate this cost for read-mostly ...
Siddhartha Sen, Wyatt Lloyd, Michael J. Freedman
HOTI
2005
IEEE
14 years 2 months ago
High-Speed and Low-Power Network Search Engine Using Adaptive Block-Selection Scheme
A partitioned TCAM-based search engine is presented that increases packet forwarding rate multiple times over traditional TCAMs. The model works for IPv4 and IPv6 packet forwardin...
Mohammad J. Akhbarizadeh, Mehrdad Nourani, Rina Pa...
ICMCS
1999
IEEE
108views Multimedia» more  ICMCS 1999»
14 years 29 days ago
High Quality Video on MultiMedia PCs
Displaying broadcast video on a MultiMedia PC, implies the use of video format conversion (VFC) techniques, as computer displays and television receivers use quite distinct scanni...
Anna Pelagotti, Gerard de Haan
ACL
1990
13 years 9 months ago
A Hardware Algorithm for High Speed Morpheme Extraction and its Implementation
This paper describes a new hardware algorithm for morpheme extraction and its implementation on a specific machine (MEX-I), as the first step toward achieving natural language par...
Toshikazu Fukushima, Yutaka Ohyama, Hitoshi Miyai
ANCS
2008
ACM
13 years 10 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu