Sciweavers

1427 search results - page 93 / 286
» Achieving High Performance with FPGA-Based Computing
Sort
View
ASAP
2000
IEEE
102views Hardware» more  ASAP 2000»
14 years 13 days ago
A Theory for Software-Hardware Co-Scheduling for ASIPs and Embedded Processors
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded proces...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...
IMC
2004
ACM
14 years 2 months ago
Introducing scalability in network measurement: toward 10 Gbps with commodity hardware
The capacity of today's network links, along with the heterogeneity of their traffic, is rapidly growing, more than the workstation’s processing power. This makes the task ...
Loris Degioanni, Gianluca Varenni
JUCS
2007
104views more  JUCS 2007»
13 years 8 months ago
Real-time Architecture for Robust Motion Estimation under Varying Illumination Conditions
: Motion estimation from image sequences is a complex problem which requires high computing resources and is highly affected by changes in the illumination conditions in most of th...
Javier Díaz, Eduardo Ros, Rafael Rodr&iacut...
PADS
2003
ACM
14 years 2 months ago
Scalable RTI-Based Parallel Simulation of Networks
Federated simulation interfaces such as the High Level Architecture (HLA) were designed for interoperability, and as such are not traditionally associated with highperformance com...
Kalyan S. Perumalla, Alfred Park, Richard M. Fujim...
SIGCOMM
2009
ACM
14 years 3 months ago
Practical, distributed channel assignment and routing in dual-radio mesh networks
Realizing the full potential of a multi-radio mesh network involves two main challenges: how to assign channels to radios at each node to minimize interference and how to choose h...
Aditya Dhananjay, Hui Zhang, Jinyang Li, Lakshmina...