Sciweavers

108 search results - page 16 / 22
» Achieving efficient register allocation via parallelism
Sort
View
MICRO
2010
IEEE
149views Hardware» more  MICRO 2010»
13 years 5 months ago
ReMAP: A Reconfigurable Heterogeneous Multicore Architecture
This paper presents ReMAP, a reconfigurable architecture geared towards accelerating and parallelizing applications within a heterogeneous CMP. In ReMAP, threads share a common rec...
Matthew A. Watkins, David H. Albonesi
DAC
2009
ACM
14 years 8 months ago
Dynamic thermal management via architectural adaptation
Exponentially rising cooling/packaging costs due to high power density call for architectural and software-level thermal management. Dynamic thermal management (DTM) techniques co...
Ramkumar Jayaseelan, Tulika Mitra
ISCA
2002
IEEE
159views Hardware» more  ISCA 2002»
14 years 20 days ago
Avoiding Initialization Misses to the Heap
This paper investigates a class of main memory accesses (invalid memory traffic) that can be eliminated altogether. Invalid memory traffic is real data traffic that transfers inva...
Jarrod A. Lewis, Mikko H. Lipasti, Bryan Black
CVPR
2009
IEEE
3538views Computer Vision» more  CVPR 2009»
15 years 3 months ago
Markerless Motion Capture with Unsynchronized Moving Cameras
In this work we present an approach for markerless motion capture (MoCap) of articulated objects, which are recorded with multiple unsynchronized moving cameras. Instead of usin...
Bodo Rosenhahn, Hans-Peter Seidel, Juergen Gall, M...
SKG
2005
IEEE
14 years 1 months ago
A Heuristic Algorithm for Task Scheduling Based on Mean Load
Efficient task scheduling is critical to achieving high performance on grid computing environment. A heuristic task scheduling algorithm satisfied resources load balancing on grid ...
Lina Ni, Jinquan Zhang, ChunGang Yan, Changjun Jia...