Sciweavers

144 search results - page 22 / 29
» Adapting cache line size to application behavior
Sort
View
KBSE
2005
IEEE
14 years 29 days ago
Automated test generation for engineering applications
In test generation based on model-checking, white-box test criteria are represented as trap conditions written in a temporal logic. A model checker is used to refute trap conditio...
Songtao Xia, Ben Di Vito, César Muño...
IPPS
2002
IEEE
14 years 9 days ago
Communication Characteristics of Large-Scale Scientific Applications for Contemporary Cluster Architectures
This paper examines the explicit communication characteristics of several sophisticated scientific applications, which, by themselves, constitute a representative suite of publicl...
Jeffrey S. Vetter, Frank Mueller
SIGMETRICS
1993
ACM
123views Hardware» more  SIGMETRICS 1993»
13 years 11 months ago
Effectiveness of Trace Sampling for Performance Debugging Tools
Recently there has been a surge of interest in developing performance debugging tools to help programmers tune their applications for better memory performance [2, 4, 10]. These t...
Margaret Martonosi, Anoop Gupta, Thomas E. Anderso...
ICPP
1997
IEEE
13 years 11 months ago
How Much Does Network Contention Affect Distributed Shared Memory Performance?
Most of recent research on distributed shared memory (DSM)systems have focused on either careful design of node controllersor cache coherenceprotocols. Whileevaluating these desig...
Donglai Dai, Dhabaleswar K. Panda
DAIS
2003
13 years 8 months ago
Planning for Network-Aware Paths
Communication in distributed applications across a wide area network needs to cope with heterogenous and constantly changing network conditions. A promising approach to address thi...
Xiaodong Fu, Vijay Karamcheti