Sciweavers

121 search results - page 5 / 25
» Adaptive Sampling for Efficient MPSoC Architecture Simulatio...
Sort
View
IJNM
2008
103views more  IJNM 2008»
13 years 7 months ago
An efficient architecture for Bandwidth Brokers in DiffServ networks
In this article we examine the architecture of an entity used for automatic management and provisioning of resources for DiffServ networks. We examine the existing literature and ...
Christos Bouras, Kostas Stamos
ICMCS
2005
IEEE
104views Multimedia» more  ICMCS 2005»
14 years 1 months ago
A High-Performance Memory-Efficient Architecture of the Bit-Plane Coder in JPEG 2000
The paper presents a high-performance architecture of the bit-plane coder for the embedded block coding algorithm in JPEG 2000. The architecture adopts a pipeline structure and is...
Grzegorz Pastuszak
DAC
2005
ACM
13 years 9 months ago
Power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation
On-chip supply networks are playing an increasingly important role for modern nanometer-scale designs. However, the ever growing sizes of power grids make the analysis problem ext...
Peng Li
PERCOM
2006
ACM
14 years 7 months ago
Enabling Energy-Efficient and Quality Localization Services
Recent localization research has focused on improving the accuracy of pinpointing the physical location of a target. We think that the energy efficiency and the quality of the loc...
Tsung-Han Lin, Polly Huang, Hao-Hua Chu, Hsing-Hau...
WSC
1997
13 years 9 months ago
Efficient Instruction Cache Simulation and Execution Profiling with a Threaded-Code Interpreter
We present an extension to an existing SPARC V8 instruction set simulator, SimICS, to support accurate profiling of branches and instruction cache misses. SimICS had previously su...
Peter S. Magnusson