Sciweavers

114 search results - page 18 / 23
» Address Register Assignment for Reducing Code Size
Sort
View
ICMCS
2008
IEEE
138views Multimedia» more  ICMCS 2008»
14 years 1 months ago
Single-loop decoding for multiview video coding
Multiview video coding (MVC) is currently being standardized by the Joint Video Team as an extension of H264/AVC. When an MVC bitstream is decoded, some views (named target views)...
Ying Chen, Ye-Kui Wang, Miska M. Hannuksela, Monce...
LCPC
2005
Springer
14 years 5 days ago
Compiler Supports and Optimizations for PAC VLIW DSP Processors
Abstract. Compiler is substantially regarded as the most essential component in the software toolchain to promote a successful processor design. This paper describes our preliminar...
Yung-Chia Lin, Chung-Lin Tang, Chung-Ju Wu, Ming-Y...
PARCO
2003
13 years 8 months ago
Cache Memory Behavior of Advanced PDE Solvers
Three different partial differential equation (PDE) solver kernels are analyzed in respect to cache memory performance on a simulated shared memory computer. The kernels implement...
Dan Wallin, Henrik Johansson, Sverker Holmgren
ICDT
2001
ACM
147views Database» more  ICDT 2001»
13 years 11 months ago
Parallelizing the Data Cube
This paper presents a general methodology for the efficient parallelization of existing data cube construction algorithms. We describe two different partitioning strategies, one f...
Frank K. H. A. Dehne, Todd Eavis, Susanne E. Hambr...
TCAD
2008
115views more  TCAD 2008»
13 years 6 months ago
Variability-Aware Design of Multilevel Logic Decoders for Nanoscale Crossbar Memories
Abstract--The fabrication of crossbar memories with sublithographic features is expected to be feasible within several emerging technologies; in all of them, the nanowire (NW) deco...
M. Haykel Ben Jamaa, Kirsten E. Moselund, David At...