Sciweavers

166 search results - page 28 / 34
» An Adaptive Issue Queue for Reduced Power at High Performanc...
Sort
View
TVLSI
2008
107views more  TVLSI 2008»
13 years 7 months ago
Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs
Thermal hot spots and high temperature gradients degrade reliability and performance, and increase cooling costs and leakage power. In this paper, we explore the benefits of temper...
Ayse Kivilcim Coskun, T. T. Rosing, Keith Whisnant...
ACMMSP
2006
ACM
247views Hardware» more  ACMMSP 2006»
14 years 1 months ago
A flexible data to L2 cache mapping approach for future multicore processors
This paper proposes and studies a distributed L2 cache management approach through page-level data to cache slice mapping in a future processor chip comprising many cores. L2 cach...
Lei Jin, Hyunjin Lee, Sangyeun Cho
MEMICS
2010
13 years 2 months ago
Monitoring and Control of Temperature in Networks-on-Chip
Abstract. Increasing integration densities and the emergence of nanotechnology cause issues related to reliability and power consumption to become dominant factors for the design o...
Tim Wegner, Claas Cornelius, Andreas Tockhorn, Dir...
DAC
2005
ACM
14 years 8 months ago
User-perceived latency driven voltage scaling for interactive applications
Power has become a critical concern for battery-driven computing systems, on which many applications that are run are interactive. System-level voltage scaling techniques, such as...
Le Yan, Lin Zhong, Niraj K. Jha
IPPS
2003
IEEE
14 years 26 days ago
A Framework for Portable Shared Memory Programming
Widespread adaptation of shared memory programming for High Performance Computing has been inhibited by a lack of standardization and the resulting portability problems between pl...
Martin Schulz, Sally A. McKee