Sciweavers

239 search results - page 37 / 48
» An Architecture for Kernel-Level Verification of Executables...
Sort
View
TCAD
2008
101views more  TCAD 2008»
13 years 8 months ago
Using Field-Repairable Control Logic to Correct Design Errors in Microprocessors
Functional correctness is a vital attribute of any hardware design. Unfortunately, due to extremely complex architectures, widespread components, such as microprocessors, are often...
Ilya Wagner, Valeria Bertacco, Todd M. Austin
SIGMETRICS
2002
ACM
13 years 8 months ago
Full-system timing-first simulation
Computer system designers often evaluate future design alternatives with detailed simulators that strive for functional fidelity (to execute relevant workloads) and performance fi...
Carl J. Mauer, Mark D. Hill, David A. Wood
DAC
2007
ACM
14 years 16 days ago
A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices
The number of features that are supported in modern multimedia devices is increasing faster than ever. Estimating the performance of such applications when they are running on sha...
Akash Kumar, Bart Mesman, Henk Corporaal, Bart D. ...
DALT
2008
Springer
13 years 10 months ago
Leveraging New Plans in AgentSpeak(PL)
Abstract. In order to facilitate the development of agent-based software, several agent programming languages and architectures, have been created. Plans in these architectures are...
Felipe Rech Meneguzzi, Michael Luck
ET
2008
92views more  ET 2008»
13 years 8 months ago
Hardware and Software Transparency in the Protection of Programs Against SEUs and SETs
Processor cores embedded in systems-on-a-chip (SoCs) are often deployed in critical computations, and when affected by faults they may produce dramatic effects. When hardware harde...
Eduardo Luis Rhod, Carlos Arthur Lang Lisbôa...