Sciweavers

273 search results - page 46 / 55
» An Architecture for Non Functional Properties Management in ...
Sort
View
ICS
2004
Tsinghua U.
14 years 1 months ago
CQoS: a framework for enabling QoS in shared caches of CMP platforms
Cache hierarchies have been traditionally designed for usage by a single application, thread or core. As multi-threaded (MT) and multi-core (CMP) platform architectures emerge and...
Ravi R. Iyer
HPDC
2005
IEEE
14 years 2 months ago
Design and implementation tradeoffs for wide-area resource discovery
This paper describes the design and implementation of SWORD, a scalable resource discovery service for widearea distributed systems. In contrast to previous systems, SWORD allows ...
David L. Oppenheimer, Jeannie R. Albrecht, David A...
ISVLSI
2005
IEEE
169views VLSI» more  ISVLSI 2005»
14 years 2 months ago
High Performance Array Processor for Video Decoding
high NRE cost. Therefore, general purpose programmable processors using software to perform various functions become more attractive since programmability can simplify system devel...
J. Lee, Narayanan Vijaykrishnan, Mary Jane Irwin
SENSYS
2005
ACM
14 years 2 months ago
Algorithms for generic role assignment in wireless sensor networks
We consider configuration of wireless sensor networks, where certain functions must be automatically assigned to sensor nodes, such that the properties of a sensor node (e.g., rem...
Christian Frank, Kay Römer
IPPS
2005
IEEE
14 years 2 months ago
Enhancing NIC Performance for MPI using Processing-in-Memory
Processing-in-Memory (PIM) technology encompasses a range of research leveraging a tight coupling of memory and processing. The most unique features of the technology are extremel...
Arun Rodrigues, Richard C. Murphy, Ron Brightwell,...