1079 search results - page 28 / 216 » An Implementation of an Address Generator Using Hash Memorie... |
IEEEPACT
2005
IEEE
14 years 2 months ago
2005
IEEE
Global address space languages like UPC exhibit high performance and portability on a broad class of shared and distributed memory parallel architectures. The most scalable applic...
FPGA
2000
ACM
14 years 19 days ago
2000
ACM
The Embedded System Block (ESB) of the APEX E programmable logic device family from Altera Corporation includes the capability of implementing content addressable memory (CAM) as ...
SIGSOFT
2005
ACM
14 years 9 months ago
2005
ACM
In unit testing, a program is decomposed into units which are collections of functions. A part of unit can be tested by generating inputs for a single entry function. The entry fu...
ICS
2004
Tsinghua U.
14 years 2 months ago
2004
Tsinghua U.
The Cray X1 was recently introduced as the first in a new line of parallel systems to combine high-bandwidth vector processing with an MPP system architecture. Alongside capabili...
GLVLSI
1999
IEEE
14 years 1 months ago
1999
IEEE
We present a formalism for implementing circuits with Quantum-dot Cellular Automata (QCA), comprising a set of standard circuit elements with uniform layout rules. The formalism s...