1079 search results - page 74 / 216 » An Implementation of an Address Generator Using Hash Memorie... |
APCSAC
2001
IEEE
14 years 24 days ago
2001
IEEE
In this paper, a new architecture called the extendable instruction set computer (EISC) is introduced that addresses the issues of memory size and performance in embedded micropro...
ADHOCNOW
2005
Springer
14 years 2 months ago
2005
Springer
We present the Ad-hoc On-demand Secure Routing (AOSR) protocol, which uses pairwise shared keys between pairs of mobile nodes and hash values keyed with them to verify the validity...
ASPLOS
2012
ACM
12 years 4 months ago
2012
ACM
Multithreaded programs often suffer from synchronization bugs such as atomicity violations and deadlocks. These bugs arise from complicated locking strategies and ad hoc synchroni...
COMPSAC
2009
IEEE
14 years 1 months ago
2009
IEEE
Matrices are essential in many fields of computer science, especially when large amounts of data must be handled efficiently. Despite this demand for matrix software, we were una...
POPL
2010
ACM
14 years 6 months ago
2010
ACM
We address the verification problem of finite-state concurrent programs running under weak memory models. These models capture the reordering of program (read and write) operation...