Sciweavers

1079 search results - page 90 / 216
» An Implementation of an Address Generator Using Hash Memorie...
Sort
View
HICSS
1995
IEEE
128views Biometrics» more  HICSS 1995»
14 years 22 days ago
Instruction Level Parallelism
Abstract. We reexamine the limits of parallelism available in programs, using runtime reconstruction of program data-flow graphs. While limits of parallelism have been examined in...
VLDB
1999
ACM
145views Database» more  VLDB 1999»
14 years 1 months ago
DBMSs on a Modern Processor: Where Does Time Go?
Recent high-performance processors employ sophisticated techniques to overlap and simultaneously execute multiple computation and memory operations. Intuitively, these techniques ...
Anastassia Ailamaki, David J. DeWitt, Mark D. Hill...
WIA
2005
Springer
14 years 2 months ago
Compressing XML Documents Using Recursive Finite State Automata
Abstract. We propose a scheme for automatically generating compressors for XML documents from Document Type Definition(DTD) specifications. Our algorithm is a lossless adaptive a...
Hariharan Subramanian, Priti Shankar
PPOPP
2010
ACM
14 years 6 months ago
NOrec: streamlining STM by abolishing ownership records
Drawing inspiration from several previous projects, we present an ownership-record-free software transactional memory (STM) system that combines extremely low overhead with unusua...
Luke Dalessandro, Michael F. Spear, Michael L. Sco...
CGO
2005
IEEE
14 years 2 months ago
A General Compiler Framework for Speculative Optimizations Using Data Speculative Code Motion
Data speculative optimization refers to code transformations that allow load and store instructions to be moved across potentially dependent memory operations. Existing research w...
Xiaoru Dai, Antonia Zhai, Wei-Chung Hsu, Pen-Chung...