Sciweavers

562 search results - page 48 / 113
» Analysis of Hardware Acceleration in Reconfigurable Embedded...
Sort
View
MSE
2003
IEEE
116views Hardware» more  MSE 2003»
14 years 1 months ago
Manpower Development in VLSI ni India: A Case Study
In this paper a review of development of manpower in VLSI in India is attempted. In the last decade of the 20th Century, rapid strides have been done in Micro-Electronics in India...
K. C. Shet
FPGA
2000
ACM
150views FPGA» more  FPGA 2000»
13 years 11 months ago
Programmable memory blocks supporting content-addressable memory
The Embedded System Block (ESB) of the APEX E programmable logic device family from Altera Corporation includes the capability of implementing content addressable memory (CAM) as ...
Frank Heile, Andrew Leaver, Kerry Veenstra
IFIP
1998
Springer
13 years 12 months ago
Combining Static Partitioning with Dynamic Distribution of Threads
This paper presents a hybrid approach to automatic parallelization of computer programs which combines static extraction of threads (tasks) with dynamic scheduling for parallel an...
Ronald Moore, Melanie Klang, Bernd Klauer, Klaus W...
IPPS
2006
IEEE
14 years 1 months ago
Automatic application-specific microarchitecture reconfiguration
Applications for constrained embedded systems are subject to strict time constraints and restrictive resource utilization. With soft core processors, application developers can cu...
Shobana Padmanabhan, Ron K. Cytron, Roger D. Chamb...
SAMOS
2004
Springer
14 years 1 months ago
A Novel Data-Path for Accelerating DSP Kernels
A high-performance data-path to implement DSP kernels is proposed in this paper. The data-path is based on a flexible, universal, and regular component to optimally exploiting both...
Michalis D. Galanis, George Theodoridis, Spyros Tr...