Sciweavers

657 search results - page 79 / 132
» Analysis of Multithreaded Architectures for Parallel Computi...
Sort
View
IEEEPACT
2008
IEEE
14 years 2 months ago
Scalable and reliable communication for hardware transactional memory
In a hardware transactional memory system with lazy versioning and lazy conflict detection, the process of transaction commit can emerge as a bottleneck. This is especially true ...
Seth H. Pugsley, Manu Awasthi, Niti Madan, Naveen ...
SPAA
2006
ACM
14 years 1 months ago
Modeling instruction placement on a spatial architecture
In response to current technology scaling trends, architects are developing a new style of processor, known as spatial computers. A spatial computer is composed of hundreds or eve...
Martha Mercaldi, Steven Swanson, Andrew Petersen, ...
CAMP
2005
IEEE
14 years 1 months ago
Speeding-up NCC-Based Template Matching Using Parallel Multimedia Instructions
— This paper describes the mapping of a recently introduced template matching algorithm based on the Normalized Cross Correlation (NCC) on a general purpose processor endowed wit...
Luigi di Stefano, Stefano Mattoccia, Federico Tomb...
FIDJI
2003
Springer
14 years 26 days ago
Seamless UML Support for Service-Based Software Architectures
The UML has become the de facto standard for the analysis and design of complex software. Tool support today includes the generation of code realizing the structural model describe...
Matthias Tichy, Holger Giese
EDOC
2007
IEEE
14 years 2 months ago
An Enterprise Architecture Alignment Measure for Telecom Service Development
The increasing complexity of modern Information Services (IS) makes necessary to carry on review activities. For many companies, these reviews take place within the framework of t...
Jacques Simonin, Yves Le Traon, Jean-Marc Jé...