3256 search results - page 135 / 652 » Applications of Formal Methods to System Design and Verifica... |
146
click to vote
ASE
2005
15 years 4 months ago
2005
Abstract. Model checking is an automated technique that can be used to determine whether a system satisfies certain required properties. The typical approach to verifying propertie...
126
Voted
DAC
1997
ACM
15 years 8 months ago
1997
ACM
Task scheduling forreactive real time systems is a di cult problem due to tight constraints that the schedule must satisfy. A static priority scheme is proposed here that can be f...
157
Voted
ACSD
2006
IEEE
15 years 6 months ago
2006
IEEE
Reuse of IP blocks has been advocated as a means to conquer the complexity of today's system-on-chip (SoC) designs. Component integration and verification in such systems is ...
255
click to vote
POPL
2009
ACM
16 years 5 months ago
2009
ACM
We present a proof calculus and method for the static verification of assertions and procedure specifications in shared-memory concurrent programs. The key idea in our approach is...
151
Voted
CADE
2007
Springer
16 years 4 months ago
2007
Springer
Abstract. First order logic provides a convenient formalism for describing a wide variety of verification conditions. Two main approaches to checking such conditions are pure first...