3256 search results - page 137 / 652 » Applications of Formal Methods to System Design and Verifica... |
152
click to vote
SAC
2010
ACM
15 years 2 months ago
2010
ACM
Verification conditions (VCs) are logical formulae whose validity implies the correctness of a program with respect to a specification. The technique of checking software properti...
130
click to vote
ACL
1989
15 years 5 months ago
1989
We present an algorithm for generating strings from logical form encodings that improves upon previous algorithms in that it places fewer restrictions on the class of grammars to ...
134
click to vote
MODELS
2009
Springer
15 years 11 months ago
2009
Springer
A well known challenge in the formal methods domain is to improve their integration with practical engineering methods. In the context of embedded systems, model checking requires ...
137
Voted
SAC
2008
ACM
15 years 4 months ago
2008
ACM
As the enabling technologies of autonomic computing continue to advance, it is imperative for researchers to exchange the details of their proposed techniques for designing, devel...
141
Voted
SAC
2008
ACM
15 years 4 months ago
2008
ACM
The emergence of the Web has made more and more news items available, however only a small subset of these news items are relevant in a decision making process. Therefore decision...