Sciweavers

493 search results - page 37 / 99
» Architectural Support for Dynamic Memory Management
Sort
View
ISCA
2007
IEEE
162views Hardware» more  ISCA 2007»
14 years 3 months ago
BulkSC: bulk enforcement of sequential consistency
While Sequential Consistency (SC) is the most intuitive memory consistency model and the one most programmers likely assume, current multiprocessors do not support it. Instead, th...
Luis Ceze, James Tuck, Pablo Montesinos, Josep Tor...
ICECCS
2002
IEEE
93views Hardware» more  ICECCS 2002»
14 years 1 months ago
Mnemosyne: Designing and Implementing Network Short-Term Memory
Network traffic logs play an important role in incident analysis. With the increasing throughput of network links, maintaining a complete log of all network activity has become a...
Giovanni Vigna, Andrew Mitchel
CSCW
2006
ACM
14 years 2 months ago
Moving office: inhabiting a dynamic building
Mixed Reality Architecture (MRA) supports distributed teams in their everyday work activities by linking multiple physical spaces across a shared three-dimensional virtual world. ...
Holger Schnädelbach, Alan Penn, Phil Steadman...
COMPUTER
1998
119views more  COMPUTER 1998»
13 years 8 months ago
Virtual Memory: Issues of Implementation
ion layer3,4 hides hardware particulars from the higher levels of software but can also compromise performance and compatibility; the higher levels of software often make unwitting...
Bruce L. Jacob, Trevor N. Mudge
SC
1992
ACM
14 years 22 days ago
Willow: A Scalable Shared Memory Multiprocessor
We are currently developing Willow, a shared-memory multiprocessor whose design provides system capacity and performance capable of supporting over a thousand commercial microproc...
John K. Bennett, Sandhya Dwarkadas, Jay A. Greenwo...