Sciweavers

75 search results - page 7 / 15
» Architecture and Hardware for Scheduling Gigabit Packet Stre...
Sort
View
INDOCRYPT
2010
Springer
13 years 5 months ago
One Byte per Clock: A Novel RC4 Hardware
RC4, the widely used stream cipher, is well known for its simplicity and ease of implementation in software. In case of a special purpose hardware designed for RC4, the best known ...
Sourav Sengupta, Koushik Sinha, Subhamoy Maitra, B...
FPL
2005
Springer
119views Hardware» more  FPL 2005»
14 years 28 days ago
Real-Time Feature Extraction for High Speed Networks
With the onset of Gigabit networks, current generation networking components will soon be insufficient for numerous reasons: most notably because existing methods cannot support h...
David Nguyen, Gokhan Memik, Seda Ogrenci Memik, Al...
ISCAS
2005
IEEE
199views Hardware» more  ISCAS 2005»
14 years 1 months ago
Congestion-optimized scheduling of video over wireless ad hoc networks
We analyze the benefits of information sharing between the application layer and the transport layer, for streaming video encoded at several different qualities, in a mobile wir...
Eric Setton, Xiaoqing Zhu, Bernd Girod
EUROPAR
2003
Springer
14 years 18 days ago
On Transmission Scheduling in a Server-Less Video-on-Demand System
Recently, a server-less video-on-demand architecture has been proposed which can completely eliminate costly dedicated video servers and yet is highly scalable and reliable. Due to...
C. Y. Chan, Jack Y. B. Lee
FPL
2006
Springer
108views Hardware» more  FPL 2006»
13 years 11 months ago
Implementation of Network Application Layer Parser for Multiple TCP/IP Flows in Reconfigurable Devices
This paper presents an implementation of a high-performance network application layer parser in FPGAs. At the core of the architecture resides a pattern matcher and a parser. The ...
James Moscola, Young H. Cho, John W. Lockwood