Sciweavers

643 search results - page 94 / 129
» Architectures for function evaluation on FPGAs
Sort
View
GLOBECOM
2007
IEEE
14 years 2 months ago
Provider Provisioned Overlay Networks and Their Utility in DoS Defense
—The current overlay deployment model supports minimal or no involvement by ISPs in overlay deployment and operation. This model rules out a richer set of interactions between th...
Jinu Kurian, Kamil Saraç
NOSSDAV
2005
Springer
14 years 1 months ago
Supporting P2P gaming when players have heterogeneous resources
We present Ghost, a peer-to-peer game architecture that manages game consistency across a set of players with heterogeneous network resources. Ghost dynamically creates responsive...
Aaron St. John, Brian Neil Levine
CF
2004
ACM
14 years 1 months ago
Integrated temporal and spatial scheduling for extended operand clustered VLIW processors
Centralized register file architectures scale poorly in terms of clock rate, chip area, and power consumption and are thus not suitable for consumer electronic devices. The conse...
Rahul Nagpal, Y. N. Srikant
INFOCOM
1992
IEEE
13 years 12 months ago
An Assessment of State and Lookup Overhead in Routers
The current Internet is based on a stateless (datagram) architecture. However, many recent proposals rely on the maintenance of state information within network routers, leading t...
Deborah Estrin, Danny J. Mitzel
TOG
2002
112views more  TOG 2002»
13 years 7 months ago
Ray tracing on programmable graphics hardware
Recently a breakthrough has occurred in graphics hardware: fixed function pipelines have been replaced with programmable vertex and fragment processors. In the near future, the gr...
Timothy J. Purcell, Ian Buck, William R. Mark, Pat...