Sciweavers

4359 search results - page 33 / 872
» Automated Pipeline Design
Sort
View
PLILP
1998
Springer
14 years 6 days ago
Compiling Erlang to Scheme
The programming languages Erlang and Scheme have many common features, yet the performance of the current implementations of Erlang appears to be below that of good implementations...
Marc Feeley, Martin Larose
USENIX
2000
13 years 9 months ago
Integrating a Command Shell into a Web Browser
The transition from command-line interfaces to graphical interfaces has resulted in programs that are easier to learn and use, but harder to automate and reuse. Another transition...
Robert C. Miller, Brad A. Myers
EURODAC
1995
IEEE
195views VHDL» more  EURODAC 1995»
13 years 11 months ago
A hardware/software partitioning algorithm for pipelined instruction set processor
This paper proposes a new method to design an optimal instruction set for pipelined ASIP development using a formal HW/SW codesign methodology. The codesign task addressed in this...
Binh Ngoc Nguyen, Masaharu Imai, Nobuyuki Hikichi
ASPLOS
1987
ACM
13 years 11 months ago
Pipelining and Performance in the VAX 8800 Processor
The VAX 8800 family (models 8800, 8700, 8550), currently the fastest computers in the VAX product line, achieve their speed through a combination of fast cycle time and deep pipel...
Douglas W. Clark
ASYNC
2002
IEEE
112views Hardware» more  ASYNC 2002»
14 years 29 days ago
A Negative-Overhead, Self-Timed Pipeline
This paper presents a novel variation of wave pipelining that we call “surfing.” In previous wave pipelined designs, timing uncertainty grows monotonically as events propagat...
Mark R. Greenstreet, Brian D. Winters