Sciweavers

492 search results - page 13 / 99
» Automating software feature verification
Sort
View
SEW
2006
IEEE
15 years 8 months ago
Pseudo-Exhaustive Testing for Software
Pseudo-exhaustive testing uses the empirical observation that, for broad classes of software, a fault is likely triggered by only a few variables interacting. The method takes adv...
D. Richard Kuhn, Vadim Okun
216
Voted
POPL
2002
ACM
16 years 2 months ago
Predicate abstraction for software verification
e Abstraction for Software Verification Cormac Flanagan Shaz Qadeer Compaq Systems Research Center 130 Lytton Ave, Palo Alto, CA 94301 Software verification is an important and di...
Cormac Flanagan, Shaz Qadeer
114
Voted
KBSE
1998
IEEE
15 years 6 months ago
Planning Equational Verification in CCS
Most efforts to automate formal verification of communicating systems have centred around finite-state systems (FSSs). However, FSSs are incapable of modelling many practical comm...
Raul Monroy, Alan Bundy, Ian Green
SPLC
2008
15 years 3 months ago
Automated Diagnosis of Product-Line Configuration Errors in Feature Models
Feature models are widely used to model software product-line (SPL) variability. SPL variants are configured by selecting feature sets that satisfy feature model constraints. Conf...
Jules White, Douglas C. Schmidt, David Benavides, ...
131
Voted
EUROMICRO
2007
IEEE
15 years 6 months ago
Guiding Component-Based Hardware/Software Co-Verification with Patterns
In component-based hardware/software co-verification, properties of an embedded system are established from properties of its hardware and software components. A major challenge i...
Juncao Li, Fei Xie, Huaiyu Liu