Sciweavers

271 search results - page 50 / 55
» Bandwidth-Friendly Cache Hierarchy
Sort
View
IPPS
2000
IEEE
14 years 2 months ago
The Memory Bandwidth Bottleneck and its Amelioration by a Compiler
As the speed gap between CPU and memory widens, memory hierarchy has become the primary factor limiting program performance. Until now, the principal focus of hardware and softwar...
Chen Ding, Ken Kennedy
PPOPP
1999
ACM
14 years 2 months ago
Automatic Parallelization of Divide and Conquer Algorithms
Divide and conquer algorithms are a good match for modern parallel machines: they tend to have large amounts of inherent parallelism and they work well with caches and deep memory...
Radu Rugina, Martin C. Rinard
MICRO
1998
IEEE
139views Hardware» more  MICRO 1998»
14 years 2 months ago
A Dynamic Multithreading Processor
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...
Haitham Akkary, Michael A. Driscoll
INFOCOM
1996
IEEE
14 years 2 months ago
RMTP: A Reliable Multicast Transport Protocol
This paper describes the design and implementation of a multicast transport protocol called RMTP. RMTP provides sequenced, lossless delivery of bulk data from one sender to a grou...
John C.-H. Lin, Sanjoy Paul
C3S2E
2009
ACM
14 years 1 months ago
The promise of solid state disks: increasing efficiency and reducing cost of DBMS processing
Most database systems (DBMSs) today are operating on servers equipped with magnetic disks. In our contribution, we want to motivate the use of two emerging and striking technologi...
Karsten Schmidt 0002, Yi Ou, Theo Härder