Sciweavers

555 search results - page 59 / 111
» Between Symbol and Language-in-use
Sort
View
VLSID
1999
IEEE
122views VLSI» more  VLSID 1999»
14 years 1 days ago
Formal Verification of an ARM Processor
This paper presents a detailed description of the application of a formal verification methodology to an ARM processor. The processor, a hybrid between the ARM7 and the StrongARM ...
Vishnu A. Patankar, Alok Jain, Randal E. Bryant
ATS
1997
IEEE
89views Hardware» more  ATS 1997»
13 years 12 months ago
Guaranteeing Testability in Re-encoding for Low Power
This paper considers the testability implications of low power design methodologies. Low power and high testability are shown to be highly contrasting requirements, and an optimiz...
Silvia Chiusano, Fulvio Corno, Paolo Prinetto, Mau...
CCL
1994
Springer
13 years 12 months ago
Application of Constraint Logic Programming for VLSI CAD Tools
Abstract: This paper describes the application of CLP (constraint logic programming) to several digital circuit design problems. It is shown that logic programming together with ef...
Renate Beckmann, Ulrich Bieker, Ingolf Markhof
HOA
1993
13 years 12 months ago
Strong Normalization of Typeable Rewrite Systems
This paper studies termination properties of rewrite systems that are typeable using intersection types. It introduces a notion of partial type assignment on Curryfied Term Rewri...
Steffen van Bakel, Maribel Fernández
ICCI
1993
13 years 12 months ago
Pattern Matching for Case Analysis: A Computational Definition of Closeness
We propose a conceptually and technically neat method to identify known semantic patterns close to a novel pattern. This occurs in the context of a system to acquire knowledge inc...
Sylvain Delisle, Terry Copeck, Stan Szpakowicz, Ke...