Sciweavers

426 search results - page 7 / 86
» Building the functional performance model of a processor
Sort
View
TOCS
2008
131views more  TOCS 2008»
13 years 8 months ago
A generic component model for building systems software
Component-based software structuring principles are now commonly and successfully applied at the application level; but componentisation is far less established when it comes to b...
Geoff Coulson, Gordon S. Blair, Paul Grace, Fran&c...
PERVASIVE
2006
Springer
13 years 8 months ago
Building Reliable Activity Models Using Hierarchical Shrinkage and Mined Ontology
Abstract. Activity inference based on object use has received considerable recent attention. Such inference requires statistical models that map activities to the objects used in p...
Emmanuel Munguia Tapia, Tanzeem Choudhury, Matthai...
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
14 years 21 days ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith
SIGOPS
2010
179views more  SIGOPS 2010»
13 years 3 months ago
Online cache modeling for commodity multicore processors
Modern chip-level multiprocessors (CMPs) contain multiple processor cores sharing a common last-level cache, memory interconnects, and other hardware resources. Workloads running ...
Richard West, Puneet Zaroo, Carl A. Waldspurger, X...
HOTI
2005
IEEE
14 years 2 months ago
Challenges in Building a Flat-Bandwidth Memory Hierarchy for a Large-Scale Computer with Proximity Communication
Memory systems for conventional large-scale computers provide only limited bytes/s of data bandwidth when compared to their flop/s of instruction execution rate. The resulting bo...
Robert J. Drost, Craig Forrest, Bruce Guenin, Ron ...