Sciweavers

66 search results - page 11 / 14
» Bus Architectures for Safety-Critical Embedded Systems
Sort
View
RTAS
1997
IEEE
13 years 11 months ago
Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches
ÐWith effective packet-scheduling mechanisms, modern integrated networks can support the diverse quality-of-service requirements of emerging applications. However, arbitrating bet...
Sung-Whan Moon, Kang G. Shin, Jennifer Rexford
CODES
2008
IEEE
14 years 1 months ago
Intra- and inter-processor hybrid performance modeling for MPSoC architectures
The heterogeneity of modern MPSoC architectures, coupled with the increasing complexity of the applications mapped onto them has recently led to a lot of interest in hybrid perfor...
Frank E. B. Ophelders, Samarjit Chakraborty, Henk ...
SIGMOD
1998
ACM
142views Database» more  SIGMOD 1998»
13 years 7 months ago
A Case for Intelligent Disks (IDISKs)
Abstract: Decision support systems (DSS) and data warehousing workloads comprise an increasing fraction of the database market today. I/O capacity and associated processing require...
Kimberly Keeton, David A. Patterson, Joseph M. Hel...
SIES
2007
IEEE
14 years 1 months ago
Real-time characteristics of Switched Ethernet for "1553B"-Embedded Applications: Simulation and Analysis
In our previous work [1], Full Duplex Switched Ethernet was put forward as an attractive candidate to replace the MIL-STD 1553B data bus, in next generation "1553B"embedd...
Ahlem Mifdaoui, Fabrice Frances, Christian Fraboul
JEC
2006
100views more  JEC 2006»
13 years 7 months ago
RC-SIMD: Reconfigurable communication SIMD architecture for image processing applications
During the last two decades, Single Instruction Multiple Data (SIMD) processors have become important architectures in embedded systems for image processing applications. The main ...
Hamed Fatemi, Bart Mesman, Henk Corporaal, Twan Ba...