Sciweavers

267 search results - page 49 / 54
» Caching in Web memory hierarchies
Sort
View
CN
2002
82views more  CN 2002»
13 years 7 months ago
Optimal allocation of electronic content
Abstract-The delivery of large files to single users, such as application programs for some versions of the envisioned network computer, or movies, is expected by many to be one of...
Israel Cidon, Shay Kutten, Ran Soffer
HPCA
2011
IEEE
12 years 11 months ago
A new server I/O architecture for high speed networks
Traditional architectural designs are normally focused on CPUs and have been often decoupled from I/O considerations. They are inefficient for high-speed network processing with a...
Guangdeng Liao, Xia Znu, Laxmi N. Bhuyan
ICS
1998
Tsinghua U.
13 years 11 months ago
Load Execution Latency Reduction
In order to achieve high performance, contemporary microprocessors must effectively process the four major instruction types: ALU, branch, load, and store instructions. This paper...
Bryan Black, Brian Mueller, Stephanie Postal, Ryan...
ICMCS
2006
IEEE
141views Multimedia» more  ICMCS 2006»
14 years 1 months ago
Scalability of Multimedia Applications on Next-Generation Processors
In the near future, the majority of personal computers are expected to have several processing units. This is referred to as Core Multiprocessing (CMP). Furthermore, each of the c...
Guy Amit, Yaron Caspi, Ran Vitale, Adi Pinhas
MSS
2005
IEEE
84views Hardware» more  MSS 2005»
14 years 1 months ago
Using MEMS-Based Storage to Boost Disk Performance
Non-volatile storage technologies such as flash memory, Magnetic RAM (MRAM), and MEMS-based storage are emerging as serious alternatives to disk drives. Among these, MEMS storage...
Feng Wang 0003, Bo Hong, Scott A. Brandt, Darrell ...