223 search results - page 4 / 45 » Characterizing Quality of Time and Topology in a Time Synchr... |
CISIS
2009
IEEE
2009
IEEE
Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints
14 years 3 months ago
—Regular multi-core processors are appearing in the embedded system market as high performance software programmable solutions. The use of regular interconnect fabrics for them a...
WCNC
2010
IEEE
13 years 6 months ago
2010
IEEE
A new remote server based gaming approach, where the responsibility of executing the gaming engines is put on remote servers instead of the mobile devices, has the potential for en...
IPSN
2010
Springer
14 years 3 months ago
2010
Springer
We present Virtual High-resolution Time (VHT), a powerproportional time-keeping service that offers a baseline power draw of a low-speed clock (e.g. 32 kHz crystal), but provides...
EMSOFT
2004
Springer
14 years 1 months ago
2004
Springer
Dataflow synchronous languages have attracted considerable interest in domains such as real-time control and hardware design. The potential benefits are promising: Discrete-time...
TSP
2010
13 years 3 months ago
2010
Channel estimation error and co-channel interference (CCI) problems are among the main causes of performance degradation in wireless networks. In this paper, we investigate the im...