Sciweavers

3395 search results - page 118 / 679
» Circuit-aware architectural simulation
Sort
View
206
Voted
ISCA
2012
IEEE
243views Hardware» more  ISCA 2012»
13 years 7 months ago
Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures
A significant portion of the energy dissipated in modern integrated circuits is consumed by the overhead associated with timing guardbands that ensure reliable execution. Timing ...
Evgeni Krimer, Patrick Chiang, Mattan Erez
CONEXT
2009
ACM
15 years 5 months ago
BUFFALO: bloom filter forwarding architecture for large organizations
In enterprise and data center networks, the scalability of the data plane becomes increasingly challenging as forwarding tables and link speeds grow. Simply building switches with...
Minlan Yu, Alex Fabrikant, Jennifer Rexford
166
Voted
CORR
2010
Springer
224views Education» more  CORR 2010»
15 years 4 months ago
A Cluster Based Replication Architecture for Load Balancing in Peer-to-Peer Content Distribution
In P2P systems, large volumes of data are declustered naturally across a large number of peers. But it is very difficult to control the initial data distribution because every use...
S. Ayyasamy, S. N. Sivanandam
142
Voted
CN
2007
114views more  CN 2007»
15 years 4 months ago
BiSNET: A biologically-inspired middleware architecture for self-managing wireless sensor networks
This paper describes BiSNET (Biologically-inspired architecture for Sensor NETworks), a middleware architecture that addresses several key issues in multi-modal wireless sensor ne...
Pruet Boonma, Junichi Suzuki
ET
2007
101views more  ET 2007»
15 years 4 months ago
Towards Nanoelectronics Processor Architectures
In this paper, we focus on reliability, one of the most fundamental and important challenges, in the nanoelectronics environment. For a processor architecture based on the unreliab...
Wenjing Rao, Alex Orailoglu, Ramesh Karri