3395 search results - page 497 / 679 » Circuit-aware architectural simulation |
175
click to vote
PPOPP
2006
ACM
16 years 4 days ago
2006
ACM
As multi-core architectures with Thread-Level Speculation (TLS) are becoming better understood, it is important to focus on TLS compilation. TLS compilers are interesting in that,...
157
click to vote
SAC
2006
ACM
16 years 4 days ago
2006
ACM
Documents are recommended by computer-based systems normally according to their prominence in the document reference network. Based on the requirements identified in a concrete u...
157
click to vote
AINA
2005
IEEE
15 years 11 months ago
2005
IEEE
Input Buffered Switches with Virtual Output Queues(VOQ) design to avoid Head-Of-Line problems, is a primary design of switches that can be scalable to very high speeds. However, t...
152
click to vote
APCSAC
2005
IEEE
15 years 11 months ago
2005
IEEE
Abstract. Given the increasing gap between processors and memory, prefetching data into cache becomes an important strategy for preventing the processor from being starved of data....
172
click to vote
C5
2005
IEEE
15 years 11 months ago
2005
IEEE
In this paper, we present a novel framework for asynchronous Web-based training. The proposed system has two distinguishing features. Firstly, it is based on P2P architecture for ...