Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
16
search results - page 4 / 4
»
Coarse Grained Parallel Next Element Search
Sort
relevance
views
votes
recent
update
View
thumb
title
130
click to vote
ICCAD
2006
IEEE
131
views
Hardware
»
more
ICCAD 2006
»
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
16 years 16 hour ago
Download
www.cecs.uci.edu
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...
claim paper
Read More »
« Prev
« First
page 4 / 4
Last »
Next »